TF4060 Revision 1 Design Complete

News & updates for the upcoming 68060 accelerator

Moderators: terriblefire, Terriblefire Moderator

Post Reply
terriblefire
Moderator Team
Moderator Team
Posts: 5368
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK

TF4060 Revision 1 Design Complete

Post by terriblefire »

I finally found some time to get this done.

top.png
top.png (35.07 KiB) Viewed 6182 times
bot.png
bot.png (38.33 KiB) Viewed 6182 times

5 of these are off to the board house. I also found time to build a Jenkins server to produce the gerbers, cam files, netlists, ucf/pcf files and build the firmware automatically in one go.

Specs...

1. 68060 CPU (Socket is completely 3.3V) at up to 100Mhz.
2. Up to 256Mb of SDRAM organised as 128Mb of CPU RAM (@0x08000000) + 128Mb of Autoconfig RAM.
3. 1 x Buffered IDE interface (ehide.device or similar).
4. Supports A3000 DMA.
5. Supports DMA from a ZIII Card into Its fastram. (i.e. can boot from a ZIII Scsi card).
6. Couple of non-switched fan headers.
7. 26 Pin Pi-Hat capable of programming of both BUS CPLD and RAM FPGA. Potentially over wifi with a Pi 2 Zero W (powered from the TF4060).

The Pi Hat has Quad SPI wired up to the FPGA and an extra chip select line for "things" down the line. I know some pedant will say its not technically a pi hat because we dont have an ID SPI rom. You are correct.

The only thing I have not got nailed yet is the software frequency change. I need to fix some bugs in archane-pnr for that.
———
"It is not necessarily a supply voltage at no load, but the amount of current it can provide when touched that
indicates how much hurting you shall receive."
Danoo
Posts: 249
Joined: Wed Jan 29, 2020 1:25 pm
Location: Queensland, Australia

Re: TF4060 Revision 1 Design Complete

Post by Danoo »

Excellent news, this is the card I have been waiting for, happy to see that it is off to the board house. :D Wow how do you find the time to progress all these great projects, your other hobbies, work and family, just amazing :o . Many thanks once again to the TF production company :D
Life is really simple, but we insist on making it complicated - Confucius
terriblefire
Moderator Team
Moderator Team
Posts: 5368
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK

Re: TF4060 Revision 1 Design Complete

Post by terriblefire »

Danoo wrote: Tue Feb 22, 2022 11:21 pm Excellent news, this is the card I have been waiting for, happy to see that it is off to the board house. :D Wow how do you find the time to progress all these great projects, your other hobbies, work and family, just amazing :o . Many thanks once again to the TF production company :D
TBH i've been sitting on this more or less since i moved house. It was pretty much ready then. The final touches were to fix issues in fomu-flash with the global unlock register and work out how to make the CPLD and FPGA flashable from one header.

In terms of software. I'd like a linux distro setup to create a wifi in host mode. Then when you join the network you can just drop a zip file on a web page and it will flash the card.
———
"It is not necessarily a supply voltage at no load, but the amount of current it can provide when touched that
indicates how much hurting you shall receive."
User avatar
GadgetUK164
Posts: 430
Joined: Fri Jan 04, 2019 2:26 pm

Re: TF4060 Revision 1 Design Complete

Post by GadgetUK164 »

Wow, that's a nice evolution from the proto =O
My YouTube Channel - www.youtube.com/GadgetUK164
User avatar
sporniket
Posts: 956
Joined: Sat Sep 26, 2020 9:12 pm
Location: France
Contact:

Re: TF4060 Revision 1 Design Complete

Post by sporniket »

That, among all the cool stuff described :
terriblefire wrote: Tue Feb 22, 2022 10:59 pm 7. 26 Pin Pi-Hat capable of programming of both BUS CPLD and RAM FPGA. Potentially over wifi with a Pi 2 Zero W (powered from the TF4060).
terriblefire wrote: Tue Feb 22, 2022 11:26 pm In terms of software. I'd like a linux distro setup to create a wifi in host mode. Then when you join the network you can just drop a zip file on a web page and it will flash the card.
Hat off. An almost foolproof way of updating the update the firmware.
pipper
Posts: 42
Joined: Tue Apr 23, 2019 5:55 am

Re: TF4060 Revision 1 Design Complete

Post by pipper »

Sir, I sincerely applaud you for your tenacity!

Really looking forward to some day put one of it into my A3000!
I'm especially happy to hear that DMA is fully supported!

:dualthumbup: :thanksyellow: :cheers:
SnoopDOS
Posts: 7
Joined: Sun Aug 11, 2019 10:41 am

Re: TF4060 Revision 1 Design Complete

Post by SnoopDOS »

Excellent news!
matt020
Posts: 292
Joined: Sun Sep 29, 2019 9:17 am
Location: West Australia

Re: TF4060 Revision 1 Design Complete

Post by matt020 »

terriblefire wrote: Tue Feb 22, 2022 10:59 pm 2. Up to 256Mb of SDRAM organised as 128Mb of CPU RAM (@0x08000000) + 128Mb of Autoconfig RAM.
Is this transparent to the end user and 256mb is available on every boot, or will the user have to use addmem (or something similar) for that additional 128mb to be available? Cheers and thank you.
terriblefire
Moderator Team
Moderator Team
Posts: 5368
Joined: Mon Aug 28, 2017 10:56 pm
Location: Glasgow, UK

Re: TF4060 Revision 1 Design Complete

Post by terriblefire »

matt020 wrote: Wed Feb 23, 2022 8:41 am
terriblefire wrote: Tue Feb 22, 2022 10:59 pm 2. Up to 256Mb of SDRAM organised as 128Mb of CPU RAM (@0x08000000) + 128Mb of Autoconfig RAM.
Is this transparent to the end user and 256mb is available on every boot, or will the user have to use addmem (or something similar) for that additional 128mb to be available? Cheers and thank you.
It should be transparent on OS3.1+, on OS3.0 you'll only get 128Mb same as the TF1260. You could in theory put 2 lots of 64Mb on there too. But why would you?
———
"It is not necessarily a supply voltage at no load, but the amount of current it can provide when touched that
indicates how much hurting you shall receive."
User avatar
alexh
Posts: 698
Joined: Tue Oct 17, 2017 4:51 pm
Location: Oxfordshire

Re: TF4060 Revision 1 Design Complete

Post by alexh »

Looks great. Thanks for all the hard work.

Given the "global chip crisis", are there long lead times on the CPLD & FPGA used here?

Do you think we will see the TF4060 available from our TF builders this year?
Principal ASIC Engineer - SystemVerilog, VHDL
Thalion Webshrine - http://thalion.atari.org
STf,STfm,STe,MegaST,MegaSTe,Falcon060
A500+,A600,A4000/060,CD32,CDTV
Post Reply

Return to “TF360”